IEEE 1076.1-2007

IEEE Standard VHDL Analog and Mixed-Signal Extensions

IEEE , 11/15/2007

$147.00 $293.00
This standard defines the IEEE 1076.1language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on the IEEE 1076(VHDL) language and extends it to provide capabilities of writing andsimulating analog and mixed-signal models. To provide a comprehensive mixed-signal description and simulation capabilities as an extension to the IEEE VHDL 1076 language. The revision corrects editorial errors and clarifies aspects of the language definition in the 1076.1-1999 standard, and updates the 1076.1-1999 standard to reflect changes in the VHDL 1076-2002 specification. Revision Standard - Superseded. This standard defines the IEEE 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on IEEE Std 1076-1993 (VHDL) and extends it with additions and changes to provide capabilities of writing and simulating analog and mixed-signal models.

Product Information

Published: 11/15/2007
Pages: 328
ISBN: 9780738156286
File Size: 1 file , 830 KB
Language: English
Note: This product is unavailable in Russia, Belarus
IEEE 1076.1-2017
IEEE 1076.1-2007
IEEE 1076.1-1999

Related Documents

IEEE C57.12.60-2020
IEEE 1665-2024
IEEE 605-2008
IEEE 605-2008

$47.00

IEEE SI 10-1997