IEC 63011-1 Ed. 1.0 b:2018
Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology
International Electrotechnical Commission , 11/28/2018
$48.00
$95.00
IEC 63011-1:2018 provides definitions pertaining to multichip integrated circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro bumps. Terms and definitions related to the fabrication and test of the multichip integrated circuits are also provided.
Product Information
Published:
11/28/2018
Pages:
24
File Size:
1 file , 1.3 MB
Language:
English, French
Note:
This product is unavailable in Ukraine, Russia, Belarus
Related Documents
IEC 60793-2-50 Ed. 5.0 b:2015
$118.00
IEC 60793-1-1 Ed. 2.0 b:2002
$29.00
IEC 61603-6 Ed. 1.0 en:2001
$48.00
IEC 60050-826 Ed. 2.0 b:2004
$196.00