IEC 61188-5-6 Ed. 1.0 b:2003

Printed boards and printed board assemblies - Design and use - Part 5-6: Attachment (land/joint) considerations - Chip carriers with J-leads on four sides

International Electrotechnical Commission , 01/23/2003

$73.00 $145.00
Provides information on land pattern geometries used for the surface attachment of electronic components with J leads on four sides. Provides the appropriate size, shape and tolerances of surface mount land patterns so as to ensure sufficient area for the appropriate solder fillet, and also allows for inspection, testing and reworking of resulting solder joints.

Product Information

Published: 01/23/2003
Pages: 37
File Size: 1 file , 380 KB
Language: English, French
Note: This product is unavailable in Ukraine, Russia, Belarus

Related Documents

IEC 61757-7-3 Ed. 1.0 b:2024
IEC 60332-3-24 Ed. 2.0 b:2018
IEC 61360-6 Ed. 1.0 b:2016
IEC 60357 Amd.1 Ed. 3.0 b:2006