




BUILD ELECTRONICS BETTER

**IPC-7092A**

**Design and Assembly  
Process Implementation for  
Embedded Circuitry**

**October 2022**



Currently in preview, click buy full version

---

## IPC Mission

IPC is a global trade association dedicated to furthering the competitive excellence and financial success of its members, who are participants in the electronics industry.

In pursuit of these objectives, IPC will devote resources to management improvement and technology enhancement programs, the creation of relevant standards, protection of the environment, and pertinent government relations.

IPC encourages the active participation of all its members in these activities and commits to full cooperation with all related organizations.

## About IPC Standards

IPC standards and publications are designed to serve the public interest through elimination of misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for their particular need. Existence of such IPC standards and publications shall not in any respect preclude any entity from manufacturing or selling products not conforming to such IPC standards and publication, nor shall the existence of such IPC standards and publications preclude their voluntary use.

IPC standards and publications are approved by IPC committees without regard to whether the IPC standards or publications may involve patents on articles, materials or processes. By such action, IPC does not assume any liability to any patent owner, nor does IPC assume any obligation whatsoever to parties adopting an IPC standard or publication. Users are wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

## IPC Position Statement on Specification Revision Change

The use and implementation of IPC standards and publications are voluntary and part of a relationship entered into by customer and supplier. When an IPC standard or publication is revised or amended, the use of the latest revision or amendment as part of an existing relationship is not automatic unless required by the contract. IPC recommends the use of the latest revision or amendment.

## Standards Improvement Recommendations

IPC welcomes comments for improvements to any standard in its library. All comments will be provided to the appropriate committee.

If a change to technical content is requested, data to support the request is recommended. Technical comments to include new technologies or make changes to published requirements should be accompanied by technical data to support the request. This information will be used by the committee to resolve the comment.

To submit your comments, visit the IPC Status of Standardization page at [www.ipc.org/status](http://www.ipc.org/status).



IPC-7092A

# Design and Assembly Process Implementation for Embedded Circuitry

Developed by the Embedded Circuitry Guideline Task Group (D-55a)  
of the Embedded Devices Process Implementation Subcommittee (D-55)  
of IPC

**Supersedes:**

IPC-7092 - February, 2015

Users of this publication are encouraged to  
participate in the development of future revisions.

Contact:

IPC  
3000 Lakeside Drive, Suite 105 N  
Bannockburn, Illinois  
60015-1249  
Tel 847.615.7100  
Fax 847.615.7105

This Page Intentionally Left Blank

## Acknowledgment

Any document involving a complex technology draws material from a vast number of sources across many continents. While the principal members of the Embedded Circuitry Guideline Task Group (D-55a) of the Embedded Devices Process Implementation Subcommittee (D-55) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

<b>Embedded Devices Process Implementation Subcommittee</b>	<b>Embedded Circuitry Guideline Task Group</b>	<b>Technical Liaisons of the IPC Board of Directors</b>
Chair Rajesh Kumar TTM Technologies	Chair Bhanu Sood NASA Goddard Space Flight Center	Bob Neves Microtek (Changzhou) Laboratory
<b>Embedded Circuitry Guideline Task Group</b>		
Mike Bixenman Kyzen Corporation	Mahendra Gandhi Northrop Grumman Space Systems	Ray Prasad Ray Prasad Consultancy Group
Neil Bolding MacDermid Alpha Automotive	Michael Gleason GreenSource Fabrication	Tarja Rapala EIPC The European Institute for the PCB Community
Mumtaz Bora Peregrine Semiconductor	Hardeep Heer FTG Circuits	Ben Reed Ben Reed Consultancy LLC
Scott Bowles Lockheed Martin Corporation	Ife Hsu Intel	Jason Schipp Naval Surface Warfare Ctr
Robert Carter Oak-Mitsui Technologies, LLC	Manoj Kakade pSemi Corp.	Michael Schleicher Semikron Elektronik GmbH Co. KG
John Crumpton DuPont Electronics & Imaging	Rebekah Kovarik Lockheed Martin	Kunal Shah LiloTree
Francesco Di Maio GESTLABS S.r.l.	Rajesh Kumar TTM Technologies	Bhanu Sood NASA Goddard Space Flight Center
Nathaniel Dobrzynski MacDermid Alpha Electronics Solutions	Christina London NSWC Crane	Marshall Stolstrom TTM Technologies, Inc.
Tara Dunn Omni PCB	John Guffer TTM Technologies	Martin Wickham National Physical Laboratory
Gary Erickson Sanmina Corporation	Karen McConnell Northrop Grumman Corporation	Ping Zhao Shaanxi Fenghuo Electronics Co., Ltd
Joe Fjelstad Verdant Electronics	Jim Mulvey Lockheed Martin Space Systems	Paul Zutter U.S. Army Aviation & Missile Command
Dennis Fritz MacDermid Entelle Electronics Solutions	Jan Pedersen Elmatica AS	
	Benjamin Piepgrass Southwest Research Institute	

This Page Intentionally Left Blank

Currently in preview, click buy full version

# Table of Contents

<b>1</b>	<b>SCOPE</b> .....	1	3.3.2	Component Formation Materials .....	10
1.1	Purpose .....	1	3.3.3	Attachment Materials .....	10
1.1.1	Intent .....	1	3.3.4	Encapsulation Materials .....	10
1.2	Classification .....	1	3.4	Cost Analysis .....	10
1.3	Measurement Units .....	1	3.4.1	Fabrication and Manufacturing Cost Modeling .....	11
1.4	Definition of Requirements .....	1	3.4.2	Lifecycle Costs Affected by Embedded Circuitry .....	12
1.5	Use of “Lead” .....	1	3.5	Product Safety Design Consideration .....	13
1.6	Abbreviations and Acronyms .....	1	3.6	Case Study and Decision Making .....	13
1.7	Terms and Definitions .....	1	3.6.1	General Case Study .....	14
1.7.1	Active Device .....	2	3.6.2	Scenarios for Embedded Circuitry .....	14
1.7.2	Device .....	2	<b>4</b>	<b>COMPONENT CONSIDERATIONS</b> .....	15
1.7.3	Discrete Component .....	2	4.1	General Requirements .....	15
1.7.4	Embedded Circuitry .....	2	4.1.1	Part Requirements Evaluations .....	15
1.7.5	Embedded Circuitry (Placed) .....	2	4.1.2	Test Method Correlation .....	15
1.7.6	Embedded Circuitry (Formed) .....	2	4.1.3	Considerations for Discrete Values .....	15
1.7.7	Embedded Circuitry Base-Core .....	2	4.2	Component Preparation .....	15
1.7.8	Embedded Circuitry Printed Board Assembly .....	2	4.2.1	Passive Component Issues .....	15
1.7.9	Embedded Circuitry Printed Board .....	2	4.2.2	Semiconductor Die Issues .....	15
1.7.10	Embedded Circuitry Substrate .....	2	4.2.3	Surface Redistribution .....	16
1.7.11	Embedded Passive (Sheet Formed) .....	2	4.3	Post-process Validations .....	16
1.7.12	Embedded Substrate Board .....	2	4.4	Known Good Die (KGD) .....	16
1.7.13	Mounting Base .....	2	<b>5</b>	<b>MATERIALS</b> .....	17
1.7.14	Passive Array (Embedded) .....	2	5.1	Organic Resins .....	17
1.7.15	Passive Component (Element) .....	2	5.1.1	Multilayer Printed Board Stack-Up Design .....	17
<b>2</b>	<b>APPLICABLE DOCUMENTS</b> .....	2	5.1.2	Selecting Relative Dielectric Constant .....	18
2.1	IPC .....	2	5.2	Nonorganic Products .....	18
2.2	The American Society of Mechanical Engineers (ASME) .....	3	5.3	Conductor Characteristics (Cu Foil/Film) .....	18
2.3	IEEE .....	3	5.4	Component Forming Material .....	19
2.4	SAE International .....	3	5.4.1	Embedded Passive Component Selection Criteria .....	19
2.5	UL .....	3	5.4.2	Formed Resistors .....	19
<b>3</b>	<b>GENERAL DESCRIPTION</b> .....	4	5.4.2.1	Thick-Film Resistors .....	19
3.1	Technology Overview .....	5	5.4.3	Thick-Film Resistor Cost and Performance .....	20
3.1.1	Passive Resistors, Capacitors and Inductors .....	7	5.4.3.1	Thick-Film Resistor Design .....	20
3.1.2	Active Transistors, Memory and Logic .....	8	5.4.3.2	Thick-Film Process Basics .....	22
3.2	Embedded (Placed) Technology .....	8	5.4.3.3	Laser Trim Process .....	23
3.2.1	Passive Resistors, Capacitors and Inductors .....	8	5.4.3.4	Process for Embedding PTF Resistors .....	24
3.2.2	Active Transistors, Memory and Semiconductors .....	8	5.4.3.5	Alternative Printed Thick-Film Process .....	24
3.3	Material Requirements .....	9	5.4.3.6	Performance Expectation for PTF Resistors .....	24
3.3.1	Mounting Materials .....	9			

5.4.4	Sheet Film Type Resistor Elements . . . . .	25	6.1	Forming Passive Components . . . . .	35
5.4.4.1	Design Criteria for Sheet Film Type Resistor Elements . . . . .	25	6.1.1	Tolerance Capability Evaluations . . . . .	35
5.4.4.2	Fixed Resistor Widths for Minimizing Etch Variation . . . . .	26	6.2	Forming Active Components . . . . .	36
5.4.4.3	Planning Resistor Element Geometry . . . . .	26	6.3	Placing Active and Passive Components . . . . .	36
5.4.4.4	Thermal and Mechanical Spacing Allowances . . . . .	26	6.3.1	Shape Configuration . . . . .	36
5.4.4.5	Polymer Thick-Film Image Design Rule Guidelines . . . . .	26	6.3.2	Electrode Metallization . . . . .	36
5.4.4.6	Power Dissipation Capability of Resistive Foil . . . . .	27	6.3.3	Shape and Configuration Considerations for Embedding . . . . .	37
5.4.5	Embedded Capacitors . . . . .	27	6.3.4	Electrode Susceptibility . . . . .	37
5.4.5.1	Planar Capacitors . . . . .	28	6.3.5	Component Encroachment . . . . .	37
5.4.5.2	Connection to the Power and Ground Planes . . . . .	28	6.4	Placing Active Components . . . . .	37
5.4.5.3	Dividing Planar Capacitors . . . . .	29	6.4.1	Attachment Techniques . . . . .	37
5.4.5.4	Formed Discrete Capacitors . . . . .	30	6.4.2	Flip-Chip Attachment . . . . .	37
5.4.5.5	Thin-Film Capacitor Dielectrics . . . . .	30	6.4.3	Au-to-Au Interface (GGI) . . . . .	38
5.4.5.6	Screen Printable Capacitor Compositions . . . . .	30	6.4.4	Face-Up Microvia Interface . . . . .	38
5.4.6	Formed Inductors . . . . .	31	6.4.5	Protective Die Methods . . . . .	39
5.4.6.1	Single and Multilayer Spiral Inductor Design Principles . . . . .	31	6.5	Consideration for Forming Processes . . . . .	39
5.4.6.2	Formed Inductor Applications . . . . .	32	6.5.1	Mixed Component Types . . . . .	39
5.4.7	Formed Active Components . . . . .	32	6.5.2	Placement and Forming Combinations . . . . .	40
5.4.7.1	Formed Transistors . . . . .	32	<b>7</b>	<b>MOUNTING BASE AND BOARD STACKUP</b>	
5.4.7.2	Formed Memory . . . . .	32		<b>CONSIDERATIONS . . . . .</b>	<b>40</b>
5.4.7.3	Formed Logic . . . . .	32	7.1	Mounting Base . . . . .	40
5.5	Adhesives (Conductive/Nonconductive) . . . . .	33	7.2	Surface Finish for Placed Components . . . . .	40
5.5.1	Polymer Adhesives . . . . .	33	7.2.1	Cu . . . . .	40
5.5.2	Dry-Film Adhesives . . . . .	34	7.3	Capacitor Component Formation Process . . . . .	40
5.6	Other Attachment Materials . . . . .	34	7.3.1	Planar Capacitance . . . . .	40
5.7	Plating Material Properties (Characteristics, Application or Attachment) . . . . .	34	7.3.2	Plane Layer Separation . . . . .	40
5.7.1	Electrode Finish Compatibility . . . . .	34	7.3.3	Discrete Formed Capacitor Element . . . . .	41
5.8	Surface Finishes . . . . .	34	7.4	Component Attachment Process . . . . .	41
5.8.1	Electroless Ni/Immersion Au (ENIG) . . . . .	35	7.5	Dielectric Encapsulation . . . . .	41
5.8.2	Electroless Ni/Electroless Pd/Immersion Au (EN/PC) . . . . .	35	7.5.1	Reinforced Prepreg . . . . .	42
5.8.3	Organic Solderability Preservative (OSP) . . . . .	35	7.5.2	Unreinforced Resin . . . . .	42
5.8.4	Electrolytic Ni/Electrolytic Au . . . . .	35	7.5.3	Resin-Coated Copper (RCC) . . . . .	43
5.8.5	Direct Immersion Au . . . . .	35	7.6	Via Hole Preparation and Interconnectivity . . . . .	43
5.8.6	Immersion Ag . . . . .	35	7.7	Additional Layers and Hole Preparation . . . . .	44
5.8.7	Immersion Sn . . . . .	35	7.8	Embedded Structure Descriptions . . . . .	48
<b>6</b>	<b>EMBEDDED CIRCUITRY PROCESS CHARACTERISTICS . . . . .</b>	<b>35</b>	7.8.1	Embedded Structure Type A . . . . .	49
			7.8.1.1	Embedded Structure Type A1 . . . . .	49
			7.8.1.2	Embedded Structure Type A2 . . . . .	49
			7.8.1.3	Embedded Structure Type A3 . . . . .	50
			7.8.2	Embedded Structure Type B . . . . .	50
			7.8.2.1	Embedded Structure Type B1 . . . . .	51
			7.8.2.2	Embedded Structure Type B2 . . . . .	52

7.8.2.3	Embedded Structure Type B3	53	8.2.5	Circuitry to be Embedded	76
7.8.3	Embedded Structure Type C	54	8.2.5.1	Component Clearances	77
7.8.3.1	Embedded Structure Type C1	54	8.2.5.2	Shielding Requirements	78
7.8.3.2	Embedded Structure Type C2	54	8.2.5.3	Differential Pairs	79
7.8.3.3	Embedded Structure Type C3	55	8.2.5.4	External Contacts Position	79
7.8.4	Embedded Structure Type D	56	8.3	Printed Board Layer Construction and Geometries	79
7.8.4.1	Embedded Structure Type D1	56	8.3.1	Using Radius Bends and Blind/Buried Vias	79
7.8.4.2	Embedded Structure Type D2	57	8.4	Component Attachment	79
7.8.4.3	Embedded Structure Type D3	58	8.4.1	Solder Attachment	79
7.8.5	Embedded Structure Type E	59	8.4.2	Conductive Polymers	81
7.8.5.1	Embedded Structure Type E1	59	8.4.3	Liquid and Paste Adhesives	81
7.8.5.2	Embedded Structure Type E2	60	8.4.4	Dry-Film Adhesives	81
7.8.5.3	Embedded Structure Type E3	61	8.4.5	Attachment Material Comparisons	82
7.8.6	Processes Parameters for Structure Type F1, Embedded Core Technology	62	8.5	Embedded Circuitry Product Panelization	83
<b>8</b>	<b>DESIGN METHODOLOGY</b>	<b>65</b>	8.5.1	Specifying Cu Form Material	84
8.1	Total Circuit Consideration	65	8.5.2	Determining Cu Foil Requirements	84
8.1.1	Phase 1 – Electrical Circuit Design	65	8.5.3	Establishing Power and Ground Layers	86
8.1.1.1	Schematic Capture	65	8.5.4	Segmented Power Plane Criteria	86
8.1.2	Phase 2 – BOM Preparation	66	8.5.5	Thermal Management	86
8.1.2.1	Net List	66	8.6	Routing Strategy	86
8.1.3	Phase 3 – Printed Board Design	67	8.6.1	Via Size and Lands	86
8.1.3.1	CAD Library	67	8.6.2	Mounting Lands	87
8.1.4	Phase 4 – Printed Circuit Fabrication Detail	67	8.6.3	Target Lands	88
8.1.5	Internal Component Mounting	69	8.6.3.1	Face-up Wire-Bond	88
8.1.6	External Component Mounting	69	8.6.3.2	Face-Down Mounting	88
8.1.7	Circuit Interfaces	70	8.6.4	Test Points	88
8.1.8	Internal Discrete Heat Sink	70	8.6.5	Select Process Conditions	89
8.2	Layout Strategy	70	8.6.6	Establish Fab and Assembly Checks	89
8.2.1	Product Functional Description	70	8.7	Documentation	89
8.2.2	Engineering Action	71	8.7.1	Documentation Package	90
8.2.2.1	Block Diagram	72	8.7.1.1	Documentation Package for Mounting Base	91
8.2.2.2	Schematic Logic Description	72	8.7.1.2	Documentation Package for Embedded Circuitry Base-Core	91
8.2.2.3	Preliminary BOM	73	8.7.1.3	Documentation Package for Embedded Circuitry Printed Board	92
8.2.2.4	Board Geometry	73	8.7.1.4	Documentation Package for Embedded Circuitry Assembly	92
8.2.3	Design Density Analysis	74	8.7.2	BOM	93
8.2.4	Candidate for Embedding	74	8.7.3	Software Tools for Data Transfer	93
8.2.4.1	Embedding Active Die	74	8.7.4	General Rules	94
8.2.4.2	Embedding Discrete Circuitry	74	8.7.4.1	BOM Elements	94
8.2.4.3	Design Concept Review	75	8.7.4.2	BOM Header	94
8.2.4.4	Small Product Form Factor	76	8.7.4.3	BOM Item	94
8.2.4.5	Intellectual Property Protection	76			
8.2.4.6	Reliability Requirements	76			



Figure 4-1	Redistribution of Wire-Bond Sites to a Uniform Array Contact Pattern. . . . .	16	Figure 6-3	Ceramic-Based Resistor Element . . . . .	36
Figure 5-1	Carbon Thick-Film Resistor Example . . . . .	19	Figure 6-4	Semiconductor Die Element. . . . .	37
Figure 5-2	Cross-Section of an Embedded (Formed) Resistor Element. . . . .	20	Figure 6-5	Common Termination Variations for Face-Up Semiconductor Interface . . . . .	37
Figure 5-3	Geometry of a Printed Thick-Film Resistor Element. . . . .	20	Figure 6-6	Au-to-Au Interface (GGI) for Embedded Semiconductor Mounting . . . . .	38
Figure 5-4	Linearity of 100 Ohm Polymer Resistor. . . . .	20	Figure 6-7	Face-Up Mounted Semiconductor with Solid-Cu-Plated Microvia Interface . . . . .	38
Figure 5-5	Primary Features of the PTF Resistor. . . . .	21	Figure 6-8	Formed Spiral Inductor Pattern . . . . .	39
Figure 5-6	Increased Value Adjustment . . . . .	21	Figure 6-9	Formed Discrete Capacitor. . . . .	39
Figure 5-7	Land Pattern Geometry Compensation for PTF Printing . . . . .	21	Figure 7-1	Pattern Printed Discrete Capacitor Element Process Flow. . . . .	41
Figure 5-8	Serpentine-Configured Resistor Element . . . . .	22	Figure 7-2	Microvia-Terminated Passive Component . . . . .	44
Figure 5-9	Serpentine Resistor Footprint . . . . .	22	Figure 7-3	Placed Passive Component with Microvia Termination Directly to Components Cu Plated Terminals . . . . .	44
Figure 5-10	Print and Oven Curing Sequence . . . . .	23	Figure 7-4	Formed Resistor and Capacitors in Embedded Circuitry Base-Core . . . . .	44
Figure 5-11	Triple Plunge Laser Trim (Left) and Standard L-Cut Trim (Right) . . . . .	23	Figure 7-5	Examples of Mounting Base Construction for an Embedded Circuitry Base-Core . . . . .	45
Figure 5-12	Traditional Embedded Circuitry Printed Board Lamination Process Sequence . . . . .	24	Figure 7-6	Printed Board Fabrication and Assembly Terminology – Design to Finished Product. . . . .	46
Figure 5-13	Reverse Embedded Circuitry Printed Board Lamination Process Sequence . . . . .	24	Figure 7-7	Design Layout Steps Prior to Embedded Circuitry Board Assembly Density Feasibility . . . . .	47
Figure 5-14	Thin-Film Resistor Forming Process . . . . .	25	Figure 7-8	A1 Base-Core Example With Placed Passive Components on One Side . . . . .	49
Figure 5-15	Series Coupled Resistor Configuration with a Uniform Cu and R Element Width . . . . .	26	Figure 7-9	A1 Process Flow . . . . .	49
Figure 5-16	Maximize Isolation of Resistor Element to Minimize Physical Stress Damage Potential During Drill Operations. . . . .	26	Figure 7-10	A2 Base-Core Example with Placed Active Components on One Side . . . . .	50
Figure 5-17	Resistor Length Defined . . . . .	27	Figure 7-11	A2 Process Flow . . . . .	50
Figure 5-18	Resistor Width Defined. . . . .	27	Figure 7-12	A3 Base-Core Example With Placed Passive And Active Components on One Side . . . . .	51
Figure 5-19	Resistor in Ground Plane Example. . . . .	28	Figure 7-13	A3 Process Flow . . . . .	51
Figure 5-20	Planar Capacitor Example . . . . .	28	Figure 7-14	B1 Base-Core Example With Placed Passive Components on Both Sides . . . . .	52
Figure 5-21	Power and Ground Plane Interface . . . . .	29	Figure 7-15	B1 Process Flow . . . . .	52
Figure 5-22	Divided Planar Capacitor . . . . .	29	Figure 7-16	B2 Base-Core Example with Placed Active Components on Both Sides. . . . .	52
Figure 5-23	Formed Discrete Capacitor Element. . . . .	30	Figure 7-17	B2 Process Flow . . . . .	53
Figure 5-24	Printed Capacitor Element with Printed Ag Electrode . . . . .	30	Figure 7-18	B3 Base-Core Example with Placed Passive and Active Components on Both Sides . . . . .	53
Figure 5-25	Etched Cu Spiral Inductor Pattern . . . . .	31	Figure 7-19	B3 Process Flow . . . . .	53
Figure 5-26	Spiral Inductor Planning Guide . . . . .	32	Figure 7-20	C1 Base-Core Example with Formed Passive Components in the Mounting Base and Placed Passive Components on One Side . . . . .	54
Figure 5-27	Spiral Inductor Shape Variations . . . . .	32			
Figure 5-28	Example Software Tool for Inductor Design. . . . .	33			
Figure 5-29	Die-Attach Dispensing . . . . .	33			
Figure 5-30	Comparison of Attachment Methods for Placed Embedded Passive Devices. . . . .	34			
Figure 6-1	Printed Active Components on Dielectric . . . . .	35			
Figure 6-2	Miniature Resistor Outline Dimensions . . . . .	36			

Figure 7-21	C1 Process Flow . . . . .	54	Figure 7-39	Core with Placed Active Component and Two Buildup Layers Forming an HDI Multilayer . . . . .	63
Figure 7-22	C2 Base-Core Example with Formed Passive Components in the Mounting Base and Placed Active Components on One Side . . . . .	55	Figure 7-40	F1, SiP Example with Facedown Placed Passive and Active Components on Cu Foil Base and Accommodation for Mounting Components on Outer Surface . . . . .	63
Figure 7-23	C2 Process Flow . . . . .	55	Figure 7-41	F1, SiP Example with Facedown Placed Passive and Active Components on Cu Foil Base and Accommodation for Mounting Components on Outer Surface . . . . .	63
Figure 7-24	C3 Base-Core Example with Formed Passive Components in the Mounting Base and Placed Passive and Active Components on One Side . . . . .	56	Figure 7-42	F1 System-in-Package Process Flow . . . . .	64
Figure 7-25	C3 Process Flow . . . . .	56	Figure 7-43	F2, System in Board Example with Embedded Facedown Placed Passive and Multiple Active Components on Cu Foil Base . . . . .	64
Figure 7-26	D1 Base-Core Example with Formed Passive Components in the Mounting Base and Placed Passive Components on Both Sides . . . . .	57	Figure 7-44	F2 System-in-Board Process Flow . . . . .	64
Figure 7-27	D1 Process Flow . . . . .	57	Figure 7-45	Variation F1, SiP with Embedded Processor . . . . .	64
Figure 7-28	D2 Base-Core Example with Formed Passive Components in the Mounting Base and Placed Active Components on Both Sides . . . . .	58	Figure 8-1	Electronic Component Symbols and Associated Reference Designation . . . . .	65
Figure 7-29	D2 Process Flow – Placed Active Components on Both Sides . . . . .	58	Figure 8-2	Embedded Circuitry Selection . . . . .	66
Figure 7-30	D3 Base-Core Example with Formed Passive Components in the Mounting Base and Placed Passive and Active Components on Both Sides . . . . .	59	Figure 8-3	Four-Layer Printed Board Artwork . . . . .	67
Figure 7-31	D3 Process Flow . . . . .	59	Figure 8-4	Cavity in Dielectric for Higher-Profile Components . . . . .	68
Figure 7-32	E1 Mounting base example with Formed Passive Components inside the Mounting Base Plus Additional Layering Added to One or Both Sides to Complete the Embedded Circuitry Printed Board . . . . .	60	Figure 8-5	Face-up, In-Cavity Die Attach for Microvia Interface . . . . .	69
Figure 7-33	E1 Process Flow . . . . .	60	Figure 8-6	Wireless and Portable Market Drivers . . . . .	71
Figure 7-34	E2 Mounting base Example with Formed Passive Components inside the Mounting Base Turning the Product into a Base-Core Ready for Component Mounting to Complete an Embedded Circuitry Board Assembly . . . . .	60	Figure 8-7	Functional Block Diagram Example . . . . .	72
Figure 7-35	E2 Process Flow . . . . .	61	Figure 8-8	Example of a Standard Plug in Module Board Usable Area . . . . .	74
Figure 7-36	E3 Mounting Base Example with Formed Passive Components inside the Mounting Base Plus Additional Layering Added to One or Both Sides to Complete the Embedded Circuitry Printed Board Ready for Component Mounting to Complete an Embedded Circuitry Board Assembly . . . . .	61	Figure 8-9	Discrete Chip Component Sizes Compared to Attachment Techniques . . . . .	75
Figure 7-37	E3 Process Flow . . . . .	61	Figure 8-10	Examples of Various Stack-Up Layer Constructions . . . . .	75
Figure 7-38	Embedded Core Process Overview . . . . .	62	Figure 8-11	Example of Small Form Factor Final Assembly . . . . .	76
			Figure 8-12	Basic Four-Layer Circuit Structure . . . . .	78
			Figure 8-13	Ground Conductors Shielding for Sensitive Circuits . . . . .	78
			Figure 8-14	Solder Paste Syringes . . . . .	79
			Figure 8-15	Dry-Film Die Attach Material Applied on Semiconductor Wafer . . . . .	82
			Figure 8-16	Thermoplastic Bonding Window . . . . .	83
			Figure 8-17	Six-Unit Panel Embedded Circuitry Printed Board with Clearance for Singulation Using Mechanical Routing . . . . .	84
			Figure 8-18	Comparing Segmented Power Plane Topologies Courtesy of Altera Corporation . . . . .	86

Figure 8-19 Printed Board Via Variations ..... 87

Figure 8-20 Blind Via Fill Variations ..... 87

Figure 8-21 Wire-Bond Termination for Face-Up  
Embedded Active Die Element ..... 88

Figure 8-22 Contact Variations for Face-Down  
Embedded Die Assembly ..... 88

Figure 8-23 Flying Probe Test System ..... 88

Figure 8-24 Comparing Hard Copy to Electronic  
Documentation Packages ..... 89

Figure 8-25 Standard Documentation Hierarchy  
Sectional Descriptions and Data Flow ..... 90

Figure 8-26 BOM Activity Requirement ..... 94

Figure 9-1 Base Core Testing of Passive  
Components ..... 96

Figure 9-2 Device Embedded Substrate ..... 96

**Tables**

Table 3-1 Passive Component Selection Criteria ..... 6

Table 3-2 Common Thick- and Thin-Film Ceramic  
Technologies ..... 7

Table 3-3 Factors That Impact the Decision Process  
for Embedding Components ..... 11

Table 3-4 Case Study Examples ..... 14

Table 4-1 Bare Die Quality Classification ..... 16

Table 5-1 Typical Properties of Common  
Dielectric Materials ..... 17

Table 5-2 Standard Cu Foil Thickness ..... 18

Table 5-3 Formed Resistor Material Variations ..... 19

Table 5-4 Resistance Summary ..... 25

Table 5-5 Electrical Properties ..... 25

Table 6-1 Dimensions and Maximum Weight for  
01005 and 0201 Resistors ..... 36

Table 7-1 Compatible Finishes for Attaching  
Bottom-Termination Components to an  
Embedded Circuitry Substrate ..... 40

Table 7-2 Assembly Process Temperature  
Exposure Levels ..... 41

Table 7-3 Embedded Circuitry Base-Core  
Descriptions ..... 48

Table 7-4 F1 and F2 Embedded Circuitry Base-Core  
Descriptions ..... 62

Table 8-1 General Rules for Decision Making ..... 71

Table 8-2 Embedded Design Outsourcing  
Model Types ..... 72

Table 8-3 Prepreg Material Style and Thickness  
Guide ..... 77

Table 8-4 Key Design Measures for Suppressing  
EMI/RFI ..... 78

Table 8-5 Solder Powder Types ..... 80

Table 8-6 Solder Alloy Composition Selection ..... 80

Table 8-7 Attachment Material Attributes ..... 81

Table 8-8 Adhesive Material Attributes ..... 82

Table 8-9 External Layer Current Carrying  
Capacity Rating ..... 85

Table 8-10 Internal Layer Current Carrying  
Capacity Rating ..... 85

Table 8-11 Documentation Package Grades ..... 91

Table 8-12 File Segmentation and Functional  
Requirements ..... 93

Table 9-1 Product Categories ..... 97

Table 9-2 Process Qualification Recommendation ..... 98

Table 9-3 Embedded Base-Core Rework and Repair  
Recommendations ..... 99

Table 10-1 Temperature Cycling Requirements,  
Mandated and Preferred Test Parameters  
within Mandated Conditions ..... 103

This Page Intentionally Left Blank

# Design and Assembly Process Implementation for Embedded Circuitry

---

## 1 SCOPE

This document describes the design, materials and assembly challenges associated with implementing embedded circuitry into a printed board. It covers various aspects of embedded circuitry related with the design, selection, processing and testing to achieve a completed multilayered structure that is ready for surface mount and/or through-hole component attachment.

**1.1 Purpose** The target audiences for this document are product developers, design/process engineers and technicians who develop electronic assemblies that include embedded circuitry in the printed board as a part of the final product. The purpose is to provide useful and practical information to those who are involved in the decision making of either formed or placed, passive or active components and to help establish selection criteria, inspection techniques, testing processes and reliability test validations.

**1.1.1 Intent** This document identifies characteristics that influence the successful implementation of a robust embedded circuitry process. In many applications, the variation between forming and placing methods and materials are reviewed with the intent to highlight significant differences that relate to the decision as to when, why or how to establish the quality and reliability of the final product. The information also establishes the robustness that the embedded portion of the product can survive the continued processing in order to complete an embedded circuitry printed board assembly.

**1.2 Classification** IPC standards recognize that electrical and electronic assemblies are subject to classifications by intended end-item use. Three general end-product classes have been established to reflect differences in manufacturability, complexity, functional performance requirements, and verification (inspection/test) frequency. It should be recognized that there may be overlaps of equipment between classes.

### **CLASS 1 General Electronic Products**

Includes products suitable for applications where the major requirement is function of the completed assembly.

### **CLASS 2 Dedicated Service Electronic Products**

Includes products where continued performance and extended life is required, and for which uninterrupted service is desired but not critical. Typically, the end-use environment would not cause failures.

### **CLASS 3 High Performance/Harsh Environment Electronic Products**

Includes products where continued high performance or performance-on-demand is critical, equipment downtime cannot be tolerated, end-use environment may be uncommonly harsh, and the equipment must function when required, such as life support or other critical systems.

**1.3 Measurement Units** All dimensions and tolerances in this specification are expressed in hard SI (metric) units and bracketed soft imperial [inch] units. Users of this specification are expected to use metric dimensions. All dimensions  $\geq 1$  mm [0.0394 in] will be expressed in millimeters and inches. All dimensions  $< 1$  mm [0.0394 in] will be expressed in micrometers and microinches.

**1.4 Definition of Requirements**—The words **shall** or **shall not** are used in the text of this document wherever there is a requirement for materials, preparation, process control or acceptance.

The word *should* reflects recommendations and is used to reflect general industry practices and procedures for guidance only.

The word *will* is used to express a declaration of purpose.

Line drawings and illustrations are depicted herein to assist in the interpretation of the written requirements of this Standard. The text takes precedence over the figures.

**1.5 Use of “Lead”** For readability and translation, this document uses the noun lead only to describe leads of a component. The metallic element lead is always written as Pb.

**1.6 Abbreviations and Acronyms** Periodic table elements are abbreviated in the standard. See Appendix A for full spellings of abbreviations (including elements) and acronyms used in this standard.

**1.7 Terms and Definitions** Other than those terms listed below, the definitions of terms used in this standard are in accordance with IPC-T-50.