

IPC-6013E

2021 - September

Qualification and Performance Specification for Flexible/Rigid-Flexible Printed Boards

*Supersedes IPC-6013D Amendment 1
April 2018*

An international standard developed by IPC



BUILD ELECTRONICS BETTER

The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

Standards Should:

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

Standards Should Not:

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change

It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision. Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2872.

Thank you for your continued support.



IPC-6013E

Qualification and Performance Specification for Flexible/Rigid-Flexible Printed Boards

Developed by the Flexible Circuits Specifications Subcommittee
(D-12) of the Flexible Circuits Committee (D-10) of IPC

Supersedes:
IPC-6013D September 2017
IPC-6013D Amendment 1
April 2018

Users of this publication are encouraged to participate in the
development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 105N
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

This Page Intentionally Left Blank

Acknowledgment

Any document involving a complex technology draws material from a vast number of sources across many continents. While the principal members of the Flexible Circuits Performance Specifications Subcommittee (D-12) of the Flexible Circuits Committee (D-10) are shown below, it is not possible to include all of those who assisted in the evolution of this standard. To each of them, the members of the IPC extend their gratitude.

Flexible Circuits Committee	Flexible Circuits Specifications Subcommittee	Technical Liaison of the IPC Board of Directors
Chair Nick Koop TTM Technologies	Chair Nick Koop, TTM Technologies	Bob Neves Microtek (Changzhou) Laboratories
Vice Chair Mark Finstad Flexible Circuit Technologies, Inc.	Vice Chair Mahendra Gandhi Northrop Grumman Space Systems	

Flexible Circuits Performance Specifications Subcommittee

Elizabeth Allison NTS - Baltimore	David Connitt L3Harris	Philip Renault Raytheon
Lance Auer Conductor Analysis Technologies, Inc.	Kevin Connolly BAE Systems	Emma Hudson Emma Hudson Technical Consultancy Ltd
Rick Babyak TTM Technologies	Michael Crutchfield DuPont Electronics & Imaging	Joe Hughes Hughes Circuits, Inc.
Chris Ballou TTM Technologies	John Dangler IBM Corporation	Roxanne Jones Pioneer Circuits Inc.
John Bauer Collins Aerospace	Don Dupriest Lockheed Martin Missiles & Fire Control	Ernest Kreiner L3Harris
Tony Blakstad ALL Flex LLC	Gary Erickson Samsara Corporation	Kevin Kusiak Lockheed Martin Corporation
Alvin Boutte NASA Goddard Space Flight Center	Richard Etechells Electronic Technology Resource Partners	Minsu Lee Korea Printed Circuit Association
Scott Bowles Lockheed Martin Corporation	Merelyn Fernandez Raytheon Company	Mike Lehmicke Printed Circuits LLC
Steven Bowles Lockheed Martin Corporation	Gary Ferrari EPTAC Corporation	John Leschisin Minco Products, Inc.
Mark Buechner BAE Systems	William Fox Lockheed Martin Missile & Fire Control	Derek Linder Innovative Circuits
Donald Cardona Circuit International, Inc.	Mahendra Gandhi Northrop Grumman Space Systems	Hannah Locken Boeing Company
Dennis Christensen Compurol Printed Circuits, Inc.	Timothy Glaze Hughes Circuits, Inc.	Dan Loew L3Harris
Thomas Clark Lockheed Martin Missiles & Fire Control	Ty Gragg Unicircuit Inc.	Gary Long TTM Technologies
Michael Collier Teledyne Leeman Labs	Vicka Hammill Honeywell Inc. Air Transport Systems	Jennifer Ly BAE Systems
		Todd MacFadden Bose Corporation

Peter Menuz
L3Harris Technologies, Inc.

Roger Miedico
Raytheon Company

James Monarchio
TTM Technologies

Kristopher Moyer
California State University
Sacramento

Steven Murray
Northrop Grumman Corporation

Robert Neves
Microtek Laboratories China

Thi Nguyen
Lockheed Martin Missile &
Fire Control

Jan Pedersen
Elmatica AS

William Pfingston
Miraco, Inc.

Owen Reid
Lockheed Martin Missiles &
Fire Control

Nef Rios
Summit Interconnect - Anaheim

Thomas Romont
IFTEC

Enrique Sanchez
Cirexx International, Inc.

Edward Sandor
AGC Nelco America, Inc.

Gilbert Shelby
Raytheon Systems Company

Robert Sheldon
Pioneer Circuits Inc.

Russell Shepherd
NTS - Anaheim

Bhanu Sood
NASA Goddard Space Flight Center

Rebecca Steinbauer
ALL Flex LLC

Brian Stevens
Collins Aerospace

Paul Van Dang
Innovative Circuits

Crystal Vanderpan
UL LLC

Adeodato Vigano
Compunetics Inc.

Al Wasserzug
Cirexx International, Inc.

Richard Wesel
DuPont Electronics & Imaging

Table of Contents

1 SCOPE	1	3.2.1 Laminates and Bonding Materials	7
1.1 Statement of Scope	1	3.2.2 External Bonding Materials	7
1.2 Purpose	1	3.2.3 Other Dielectric Materials	7
1.3 Performance Classification, Board Type, and Installation Usage	1	3.2.4 Metal Foils	7
1.3.1 Classification	1	3.2.5 Metal Planes/Cores	8
1.3.2 Printed Board Type	1	3.2.6 Base Metallic Plating Depositions and Conductive Coatings	8
1.3.3 Installation Uses	1	3.2.7 Final Finish Depositions and Coatings - Metallic and Non-Metallic	8
1.3.4 Selection for Procurement	1	3.2.8 Polymer Coating (Solder Mask)	12
1.3.5 Material, Plating Process and Final Finish	2	3.2.9 Fusing Fluids and Flux	12
1.4 Terms and Definitions	3	3.2.10 Marking Inks	12
1.4.1 As Agreed Upon Between User and Supplier (AABUS)	3	3.2.11 Hole Fill Inspection Material	12
1.4.2 Button Plating	3	3.2.12 Heatsink Patches, External	12
1.4.3 Cover Material	3	3.2.13 Voids Protection	12
1.4.4 Target Land (Via Bottom Land)	4	3.2.14 Embedded Passive Materials	13
1.4.5 Capture Land (Via Top Land)	4	3.3 Visual Examination	13
1.4.6 Microvia	4	3.3.1 Profile	13
1.4.7 Core	4	3.3.2 Construction Imperfections	14
1.4.8 Design Data	4	3.3.3 Plating and Coating Voids in the Hole	18
1.5 Interpretation	4	3.3.4 Lifted Lands	18
1.6 Presentation	4	3.3.5 Marking	18
1.7 Design Data Protection	4	3.3.6 Solderability	19
1.8 Revision Level Changes	5	3.3.7 Plating Adhesion	20
2 APPLICABLE DOCUMENTS	5	3.3.8 Edge Board Contact, Junction of Gold Plate to Solder Finish	20
2.1 IPC	5	3.3.9 Strain Relief (Rigid to Flex Transition)	20
2.2 Joint Industry Standards	6	3.3.10 Workmanship	20
2.3 Other Publications	6	3.4 Dimensional Requirements	20
2.3.1 American Society for Testing and Materials	6	3.4.1 Hole Size, Hole Pattern Accuracy and Pattern Feature Accuracy	20
2.3.2 Underwriters Lab.	6	3.4.2 Annular Ring and Breakout (External)	21
2.3.3 National Electrical Manufacturers Association	6	3.4.3 Bow and Twist (Individual Rigid or Stiffener Portions Only)	24
2.3.4 American Society for Quality	7	3.4.4 Array Sub-Pallets	25
2.3.5 AMS	7	3.5 Conductor Definition	25
2.3.6 American Society of Mechanical Engineers	7	3.5.1 Conductor Width and Thickness	25
2.3.7 Federal	7	3.5.2 Conductor Spacing	25
3 REQUIREMENTS	7	3.5.3 Conductor Imperfections	25
3.1 General	7		
3.2 Materials Used in this Specification	7		

3.5.4	Conductive Surfaces	26	3.12	Rework	52
3.6	Structural Integrity.	28	4	QUALITY ASSURANCE PROVISIONS	52
3.6.1	Thermal Stress Testing	29	4.1	General	52
3.6.2	Requirements for Microsectioned Coupons or Production Boards.	30	4.1.1	Qualification	52
3.7	Solder Mask Requirements	46	4.1.2	Sample Test Coupons	52
3.7.1	Solder Mask Coverage	46	4.2	Acceptance Testing and Frequency.	52
3.7.2	Solder Mask Cure and Adhesion.	47	4.2.1	C=0 Zero Acceptance Number Sampling Plan	52
3.7.3	Solder Mask Thickness	47	4.2.2	Referee Tests	52
3.8	Electrical Requirements.	47	4.3	Quality Conformance Testing	52
3.8.1	Dielectric Withstanding Voltage.	47	4.3.1	Coupon Selection.	53
3.8.2	Electrical Continuity and Isolation Resistance	48	5	NOTES	59
3.8.3	Circuit/PTH Shorts to Metal Substrates	48	5.1	Ordering Data	59
3.8.4	Moisture and Insulation Resistance (MIR)	48	5.2	Superseded Specifications	59
3.9	Cleanliness.	48	APPENDIX A		60
3.9.1	Cleanliness Prior to Solder Mask Application	48		Figures	
3.9.2	Cleanliness After Solder Mask, Solder, or Alternative Surface Coating Application	48	Figure 3-1A	Transition Zone	14
3.9.3	Cleanliness of Inner Layers After Oxide Treatment Prior to Lamination	49	Figure 3-1B	Transition Zone.	14
3.10	Special Requirements	49	Figure 3-2	Unacceptable Cover Material Coverage.	16
3.10.1	Outgassing.	49	Figure 3-3	Solder Wicking and Plating Penetration.	18
3.10.2	Fungus Resistance	49	Figure 3-4a	Annular Ring Measurement (External) for PTHs	21
3.10.3	Vibration	49	Figure 3-4b	Annular Ring Measurement (External) for Unsupported Holes	21
3.10.4	Mechanical Shock	49	Figure 3-5	Breakout of 90° and 180°	23
3.10.5	Impedance Testing.	49	Figure 3-6	Conductor Width Reduction	23
3.10.6	Coefficient of Thermal Expansion (CTE)	49	Figure 3-7	Major and Minor Access Holes for Flexible Printed Boards	23
3.10.7	Thermal Shock.	49	Figure 3-8	Squeeze-Out of Cover Film Adhesive and Ooze-Out of Covercoat	24
3.10.8	Surface Insulation Resistance (As Received)	49	Figure 3-9	Missing material or skips in the bead of adhesive squeeze-out at coverlay edges	24
3.10.9	Metal Core (Horizontal Microsection)	50	Figure 3-10	Unnecessary Copper Between Conductor and Nodule of Conductor	25
3.10.10	Ionic (Resistivity of Solvent Extract)	50	Figure 3-11	Isolated Reductions of Conductor Thickness	26
3.10.11	Rework Simulation	50	Figure 3-12	Rectangular Surface Mount Lands	27
3.10.12	Bending Test	50	Figure 3-13	Round Surface Mount Lands	27
3.10.13	Flexible Endurance	50	Figure 3-14	Printed Board Edge Connector Lands	27
3.10.14	Bond Strength (Unsupported Lands).	51	Figure 3-15	Plated Hole Microsection (Grinding/Polishing) Tolerance	30
3.10.15	Bond Strength (Stiffener)	51	Figure 3-16	An Example of Plating to Target Land Separation	30
3.10.16	Destructive Physical Analysis	51			
3.10.17	Design Data Protection	51			
3.10.18	Performance Based Testing for Microvia Structures – Structural Integrity During Thermal Stress	51			
3.11	Repair	51			
3.11.1	Circuit Repair	51			

Figure 3-17 Separation at External Foil 32

Figure 3-18 Copper Crack Definition. 32

Figure 3-19 Examples of Thermal Zones for Microsection Evaluation of Laminate Attributes 33

Figure 3-20 Measurement for Etchback. 33

Figure 3-21 Measurement for Dielectric Removal. 34

Figure 3-22 Smear Removal Allowance. 34

Figure 3-23 Measurement Locations for Fluoropolymer Resin Smear 35

Figure 3-24 Negative Etchback 36

Figure 3-25 Plating Folds/Inclusions – Minimum Measurement Points 36

Figure 3-26 Annular Ring Measurement (Internal) 37

Figure 3-27 Microsection Rotations for Breakout Detection 37

Figure 3-28 Comparison of Microsection Rotations 38

Figure 3-29 Example of Non-Conforming Dielectric Spacing Reduction Due to Breakout at Microvia Target Land 38

Figure 3-30 Surface Copper Wrap Measurement for Filled Holes (Over Foil) 39

Figure 3-31 Surface Copper Wrap Measurement for Filled Holes (Over Laminate). 39

Figure 3-32 Wrap Copper (Acceptable). 39

Figure 3-33 Wrap Copper Removed by Excessive Processing, e.g. Sanding/Planarization/ Etching (Not Acceptable). 39

Figure 3-34 Copper Cap Thickness 41

Figure 3-35 Copper Cap Filled Via Height (Bump). 41

Figure 3-36 Copper Cap Depression (Dimple) 41

Figure 3-37 Copper Cap Plating Void 41

Figure 3-38 Nonconforming Via Fill Between Copper Cap Plating Layers 41

Figure 3-39 Acceptable Via Fill Between Copper Cap Plating Layers 41

Figure 3-40 Example of Acceptable Voiding in a Cap Plated, Copper Filled Via 42

Figure 3-41 Example of Acceptable Voiding in a Copper Filled Microvia without Cap Plating 42

Figure 3-42 Example of Nonconforming Void in a Cap Plated, Copper Filled Microvia. 42

Figure 3-43 Example of Nonconforming Void in a Copper Filled Microvia. 42

Figure 3-44 Microvia Contact Dimension 43

Figure 3-45 Exclusion of Separations in Microvia Target Land Contact Dimension 43

Figure 3-46 Unintended Piercing of Microvia Target Land (Laser Drilled). 43

Figure 3-47 Intentional Piercing of Microvia Target Land (Mechanically Drilled2) 43

Figure 3-48 Measurement of Total Copper Thickness When Selective Hole Plating is Specified 44

Figure 3-49 Metal Core to PTH 45

Figure 3-50 Measurement of Minimum Dielectric Spacing. 46

Figure 3-51 Fill Material in Blind/Through Vias When Cap Plating Not Specified 46

Figure 3-52 Void in Fill Material at Hole Wall Interface 46

Figure 3-53 Bending Test. 50

Tables

Table 1-1 Default Requirements 2

Table 3-1 Internal or External Metal Planes 8

Table 3-2 Final Finish, Plating and Coating Requirements 10

Table 3-3 Surface and Hole Copper Plating Minimum Requirements for Through-Holes. 11

Table 3-4 Hole Copper Plating Minimum Requirements for Buried Vias > 2 Layers, and Blind Vias. 11

Table 3-5 Hole Copper Plating Minimum Requirements for Microvias (Blind and Buried). 12

Table 3-6 Hole Copper Plating Minimum Requirements for Buried via cores (2 layers) 12

Table 3-7 Covercoat Adhesion 17

Table 3-8 Solder Wicking / Plating Penetration Limits. 18

Table 3-9 Plating and Coating Voids Visual Examination. 18

Table 3-10 Edge Board Contact Gap 20

Table 3-11 Minimum Etch Annular Ring 22

Table 3-12 Allowable Squeeze-Out of Coverlay Adhesive and Ooze-Out of Covercoat 24

Table 3-13 Minimum Solderable Annular Ring on Land Area 24

Table 3-14 Conductor Spacing Requirements 25

Table 3-15 PTH Integrity After Stress 31

Table 3-16	Cap Plating Requirements	40
Table 3-17	Microvia Contact Dimension (Laser Drilled)	42
Table 3-18	Microvia Contact Dimension (Mechanically Drilled)	43
Table 3-19	Internal Layer Foil Thickness after Processing.	44
Table 3-20	Thickness of External Conductor of the Finished Printed Board after Plating.	45
Table 3-21	Solder Mask Adhesion	47
Table 3-22	Dielectric Withstanding Test Voltages	48
Table 3-23	Insulation Resistance	48
Table 4-1	Qualification Testing.	53
Table 4-2	C=0 Sampling Plan per Lot Size	55
Table 4-3	Acceptance Testing and Frequency	55
Table 4-4	Quality Conformance Testing.	59

Qualification and Performance Specification for Flexible/Rigid-Flexible Printed Boards

1 SCOPE

1.1 Statement of Scope This specification covers qualification and performance requirements of flexible printed boards. The flexible printed board may be single-sided, double-sided, multilayer, or rigid-flex multilayer. All of these constructions may or may not include stiffeners, plated-through holes (PTHs), and blind/buried vias.

The flexible or rigid-flex printed board may contain build up High Density Interconnect (HDI) layers. The printed board may contain embedded active or passive circuitry with distributive capacitive planes, capacitive or resistive components conforming to IPC-6017.

The rigid section of the printed board may contain a metal core or external metal heat frame, which may be active or nonactive. Revision level changes are described in 1.7.

1.2 Purpose The purpose of this specification is to provide requirements for qualification and performance of flexible printed boards designed to IPC-2221 and IPC-2223.

1.3 Performance Classification, Board Type, and Installation Usage

1.3.1 Classification This specification recognizes that flexible printed boards will be subject to variations in performance requirements based on end-use. These performance classes (Class 1, Class 2, and Class 3) are defined in IPC-6011.

1.3.2 Printed Board Type Performance requirements are established for the different types of flexible printed boards, classified as follows:

Type 1 - Single-sided flexible printed boards containing one conductive layer, with or without stiffeners.

Type 2 - Double-sided flexible printed boards containing two conductive layers with PTHs, with or without stiffeners.

Type 3 - Multilayer flexible printed boards containing three or more conductive layers with PTHs, with or without stiffeners.

Type 4 - Multilayer rigid and flexible material combinations containing three or more conductive layers with PTHs.

Type 5 - Flexible or rigid-flex printed boards containing two or more conductive layers without PTHs.

1.3.3 Installation Uses

Use A - Capable of withstanding flex during installation.

Use B - Capable of withstanding continuous flexing for the number of cycles as specified on the procurement documentation.

Use C - High temperature environment (over 105 °C [221 °F]).

Use D - UL Recognition. See UL 94 and UL 796F.

1.3.4 Selection for Procurement For procurement purposes, performance class and installation usage **shall** be specified in the procurement documentation.

The documentation **shall** provide sufficient information to the supplier so that the supplier can fabricate the flexible printed boards and ensure that the user receives the desired product. Information that should be included in the procurement documentation is to be in accordance with IPC-2611 and IPC-2614.

Note: If the drawing specifies the requirement in words, designators are not required.

The procurement documentation **shall** specify the thermal stress test method and the number of cycles (in relation to reflow profiles in IPC-TM-650, Method 2.6.27) to be used to meet the requirement of 3.6.1. Selection **shall** be from those depicted in 3.6.1.1, 3.6.1.2, 3.6.1.3 and 3.6.1.4. If not specified (see 5.1), the default **shall** be per Table 1-1.

During the selection process, the user should take into consideration the following when determining the appropriate thermal stress test method:

- Wave solder, selective solder, hand solder assembly processes (see 3.6.1.1)
- Conventional SnPb reflow processes (see 3.6.1.2)
- Lead-free reflow processes (see 3.6.1.3 and 3.6.1.4)