

INTERNATIONAL STANDARD

IEC 60191-6-12

First edition
2002-06

**Mechanical standardization of semiconductor devices –
Part 6-12:
General rules for the preparation of outline drawings
of surface mounted semiconductor device packages –
Design guide for fine-pitch land grid array (FLGA) –
Rectangular type**

Normalisation mécanique des dispositifs à semiconducteurs –

*Partie 6-12:
Règles générales pour la préparation des dessins
d'encombrement des dispositifs à semiconducteurs
pour montage en surface –
Guide de conception pour les boîtiers FLGA
de type rectangulaire*

© IEC 2002 — Copyright - all rights reserved

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission, 3, rue de Varembé, PO Box 131, CH-1211 Geneva 20, Switzerland
Telephone: +41 22 919 02 11 Telefax: +41 22 919 03 00 E-mail: inmail@iec.ch Web: www.iec.ch



Commission Electrotechnique Internationale
International Electrotechnical Commission
Международная Электротехническая Комиссия

PRICE CODE

R

For price, see current catalogue

CONTENTS

FOREWORD.....	3
INTRODUCTION.....	4
1 Scope.....	5
2 Normative references	5
3 Definitions	5
Figure 1 – Rectangular FLGA packages.....	6
Figure 2 – Terminal zones	7
Table 1 – Group 1: Dimensions appropriate to mounting and interchangeability	8
Table 2 – Group 2: Dimensions appropriate to mounting and gauging.....	11
Table 3 – Package dimensions	12
Table 4 – D/E, nD/nE, n max. variation – $e = 0,80$ mm pitch FLGA flanged type.....	13
Table 5 – D/E, nD/nE, n max. variation – $e = 0,65$ mm pitch FLGA flanged type.....	14
Table 6 – D/E, nD/nE, n max. variation – $e = 0,50$ mm pitch FLGA flanged type.....	15
Table 7 – D/E, nD/nE, n max. variation – $e = 0,40$ mm pitch FLGA flanged type.....	16
Table 8 – D/E, nD/nE, n max. variation – $e = 0,80$ mm pitch FLGA real chip size type	17
Table 9 – D/E, nD/nE, n max. variation – $e = 0,65$ mm pitch FLGA real chip size type	18
Table 10 – D/E, nD/nE, n max. variation – $e = 0,50$ mm pitch FLGA real chip size type	19
Table 11 – D/E, nD/nE, n max. variation – $e = 0,40$ mm pitch FLGA real chip size type	20

INTERNATIONAL ELECTROTECHNICAL COMMISSION

MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES –**Part 6-12: General rules for the preparation of outline drawings
of surface mounted semiconductor device packages –
Design guide for fine-pitch land grid array (FLGA) –
Rectangular type**

FOREWORD

- 1) The IEC (International Electrotechnical Commission) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of the IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, the IEC publishes International Standards. Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. The IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of the IEC on technical matters expressed as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested National Committees.
- 3) The documents produced have the form of recommendations for international use and are published in the form of standards, technical specifications, technical reports or guides and they are accepted by the National Committees in that sense.
- 4) In order to promote international unification, IEC National Committees undertake to apply IEC International Standards transparently to the maximum extent possible in their national and regional standards. Any divergence between the IEC Standard and the corresponding national or regional standard shall be clearly indicated in the latter.
- 5) The IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with one of its standards.
- 6) Attention is drawn to the possibility that some of the elements of this International Standard may be the subject of patent rights. The IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 60191-6-12 has been prepared by subcommittee 47D: Mechanical standardization of semiconductor devices, of IEC technical committee 47: Semiconductor devices.

The text of this standard is based on the following documents:

FDIS	Report on voting
47D/493/FDIS	47D/507/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 3.

A bilingual version of this publication may be issued at a later date.

The committee has decided that the contents of this publication will remain unchanged until 2004. At this date, the publication will be

- reconfirmed;
- withdrawn;
- replaced by a revised edition, or
- amended.

INTRODUCTION

The demand for area array style packages exists because of the multi-functions and high performance of electrical equipment. The objective of this design guide is to standardize outlines and to get interchangeability of FLGA rectangular type packages. The terminal pitch and package outlines of these fine-pitch array packages are smaller than those of LGA packages.

Currently in preview, click buy full version

MECHANICAL STANDARDIZATION OF SEMICONDUCTOR DEVICES –

Part 6-12: General rules for the preparation of outline drawings of surface mounted semiconductor device packages – Design guide for fine-pitch land grid array (FLGA) – Rectangular type

1 Scope

This part of IEC 60191 provides common outline drawings and dimensions for all types of structures and composed materials of fine-pitch land grid array (hereinafter called FLGA) whose terminal pitch is less than, or equal to, 0,80 mm and whose package body outline is rectangular.

2 Normative references

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60191 (all parts), *Mechanical standardization of semiconductor devices*